

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

A

285476

PRODUCTION RELEASED

07/28/03

?

PAGE

CONTENTS

1

TITLE PAGE AND CONTENTS

2

SYSTEM BLOCK DIAGRAM

3

POWER BLOCK DIAGRAM

4

PCB NOTES AND HOLES

5

MPC7450 MAXBUS INTERFACE

6

MPC7450 DATA

7

CPU PLL AND CONFIGURATION STRAPS

8

INTREPID MAXBUS AND BOOT STRAPS

9

INTREPID MEMORY INTERFACE / BOOT ROM

10

DDR MEMORY MUXES

11

200PIN DDR MEMORY SODIMM CONNECTORS

12

INTREPID AGP 4X/PCI

13

INTREPID ENET/FW/UATA/EIDE INTERFACES

14

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

15

INTREPID POWER RAILS

16

INTREPID DECOUPLING

17

CARDBUS CONTROLLER (PCI1510)

18

M10 AGP & CLOCKS

19

M10 LVDS/TMDS/VGA/GPIO & GPU VCORE

20

M10 ANALOG, POWER, GND

21

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

PAGE

CONTENTS

22

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

23

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH

24

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

25

USB 2.0

26

MARVELL GIGABIT ETHERNET PHY

27

FIREWIRE A/B PHY

28

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

29

PMU (POWER MANAGEMENT UNIT)

30

BATTERY CHARGER AND CONNECTOR

31

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

32

3.3V / 5V SYSTEM POWER SUPPLIES

33

CPU CORE VOLTAGE POWER SUPPLY

34

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

35

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

36

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

37

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

38

FUNCTIONAL TEST POINTS

39

REVISION HISTORY (1 OF 1)

40-41

SIGNAL NAMES

42-43

COMPONENT LOCATIONS

SCHEM,MLB,PB17"

07/28/2003

BOM OPTIONS

STUFF

NO STUFF

D3\_HOT

✓

D3\_COLD

✓

GPU\_SS

✓

GPU\_SWITCH

✓

SERIAL\_DEBUG

✓

VCORE\_OFFSET

✓

1\_8V\_MAXBUS

✓

1\_5V\_MAXBUS

✓

NEC\_USB

✓

INTREPID\_USB

✓

BBANG

✓

NO\_BBANG

✓

ATI\_MEMIO\_HI

✓

ATI\_MEMIO\_LO

✓

SSCG

✓

NO\_SSCG

✓

5V\_HD\_LOGIC

✓

3V\_HD\_LOGIC

✓

EXT\_TMDS

✓

INT\_TMDS

✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6459

1

SCHEM,MLB,PB17 INCH

SCH1

820-1524

1

PCBF,MLB,PB17 INCH

PCB1

DIMENSIONS ARE IN MILLIMETERS

XX : \_\_\_\_\_

X.XX : \_\_\_\_\_

X.XXX : \_\_\_\_\_

ANGLES : \_\_\_\_\_

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

SIZE

NONE

D

MATERIAL/FINISH

NOTED AS

APPLICABLE

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB17 INCH

DRAWING NUMBER

051-6459

REV.

A

SHT

1

OF

44

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6459	A	
SCALE		SHT	2	OF 44
NONE				



PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
1/2 OZ CU THICKNESS: 0.7 MILS  
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
DIELECTRIC: FR-4  
LAYER COUNT: 12  
SIGNAL TRACE WIDTH: 4 MILS  
SIGNAL TRACE SPACING: 4 MILS  
PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES



GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	OF
NONE	4	44








## APOLLO 7



MULTIPLIER  (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ      133MHZ		CPU_PLL_CFG		
	(MHZ)		4 E	0123 ABCD	HEX
0.0X	PLL OFF		0	1111	0F
1.0X	PLL BYPASS		0	0011	03
2.0X	333	267	0	0100	04
3.0X	500	400	0	1000	08
4.0X	667	533	0	1010	0A
5.0X	833	667	0	1011	0B
5.5X	917	733	0	1001	09
6.0X	1000	800	0	1101	0D
6.5X	1083	867	0	0101	05
7.0X	1167	933	0	0010	02
7.5X	1250	1000	0	0001	01
8.0X	1333	1067	0	1100	0C
8.5X	1417	1133	0	0110	06
9.0X	1500	1200	1	0111	17
9.5X	1583	1267	0	0111	07
10.0X	1667	1333	1	1010	1A
10.5X	1750	1400	1	1000	18
11.0X	1833	1467	1	1001	19
11.5X	1917	1533	0	0000	00
12.0X	2000	1600	1	1011	1B
12.5X	2083	1667	1	1111	1F
13.0X	2167	1733	1	0101	15
13.5X	2250	1800	0	1110	0E
14.0X	2333	1867	1	1100	1C
15.0X	2500	2000	1	0001	11
16.0X	2667	2133	1	1101	1D
17.0X	2833	2267	1	0000	10
18.0X	3000	2400	1	0010	12
20.0X	3333	2667	1	0011	13
21.0X	3500	2800	1	0100	14
24.0X	4000	3200	1	0110	16
28.0X	4667	3733	1	1110	1E

## MAXBUS VSEL



R149

39 23 7 5 CPU\_HRESET\_L 1 22 2 CPU\_EMODE0\_L

5%  
1/16W  
MF  
402

APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

---


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
	SCALE	SHT	
	NONE	7 OF	44

**INTREPID BOOT STRAPS**

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- D46 - SELPCIISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE.

**MAXBUS PULL-UPS**

**INTREPID BOOT STRAPS**

**BIT 56 TO 63**

**Intrepid MaxBus**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-6459 REV. A  
SCALE NONE 8 OF 44

**INTREPID BOOT STRAPS**

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- D46 - SELPCIISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

**MAXBUS PULL-UPS**

**INTREPID BOOT STRAPS**

**BIT 56 TO 63**

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6459	A

APPLE COMPUTER INC.

SCALE NONE SHIT 8 OF 44



**INTREPID BOOT STRAPS**

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCIISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

**MAXBUS PULL-UPS**

**INTREPID BOOT STRAPS**

**BIT 56 TO 63**


**Intrepid MaxBus**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.  
D 051-6459 A  
SCALE NONE SHEET 8 OF 44



**INTREPID BOOT STRAPS**

BIT 32 TO 39

BIT 40 TO 47

BIT 48 TO 55

BIT 56 TO 63

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCIISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

**MAXBUS PULL-UPS**

MAXBUS SLEEP

MAXBUS output impedance

111: 28.6 ohm  
011: 33.3 ohm  
101: 40 ohm  
001: 50 ohm  
110: 66.6 ohm  
010: 100 ohm  
100: 200 ohm  
000: 200 ohm

**Intrepid MaxBus**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-6459 REV. A

SCALE NONE 8 OF 44

INTREPID BOOT STRAPS

BIT 32 TO 39

BIT 40 TO 47

BIT 48 TO 55

BIT 56 TO 63

INTREPID BOOT STRAPS

BIT 64 TO 71

INTrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE D 051-6459 REV. A

SCALE NONE 8 OF 44









STANDARD  
SLOT "A"  
FACTORY SLOT

REVERSED  
SLOT "B"  
CUSTOMER SLOT

DDR VREF  
ONE 0.1UF PER SLOT

DDR BYPASS CAPS  
SLOT "A"

FOR RETURN CURRENT

SLOT "B"

DDR SODIMM CONNCS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	11 OF 44
NONE		







D

C

B

A


D

C

B


A






USB PORT ASSIGNMENTS

PORT A - RIGHT USB 1




PORT B - UNUSED


PORT C - LEFT USB



PORT D - UNUSED



PORT F - MODEM



HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	
NONE	14	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD



# Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT		15 OF 44
	NONE		



Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT		OF
	NONE		16 44



MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

### PC CARD/CARDBUS CONNECTOR



### CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT		17
	NONE		44




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC,ATI,M10,NO HEATSPREADER	U44	CRITICAL	?



(PLACE THE OSCILLATOR AND R1015 AND R1077  
CLOSE TO ATI PIN AJ29)



S0=1;S1=M => -1.5% DOWN-SPREAD  
SPREAD SPECTRUM SUPPORT



## M10 AGP INTERFACE


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6459	REV. A
	SCALE NONE	SHT 18 OF 44	










 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE		SHT	OF
NONE		20	44



SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	OF
NONE	20	44



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-6459

REV.

A

SCALE

NONE


SHT

21

OF

44


APPLE COMPUTER INC.



M10 POWER









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC, LMU, P84	U52	CRITICAL	?

LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR S1WARD

BOOT BANGER E2PROM




SLEEP LED




- BOOT BANGING SIGNAL DEFINITION
- 1/ BBANG\_HRESET\_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
  - 2/ PMU\_HRESET\_L (3V INPUT INTO LMU)
  - 3/ BBANG\_JTAG\_TCK (REGULAR OUTPUT)
  - 4/ JTAG\_CPU\_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
  - 5/ JTAG\_CPU\_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
  - 6/ JTAG\_CPU\_TRST\_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)


SPIDEY FLEX




KEYBOARD PULLUPS



LMU PULL-DOWNS



KB LED DRIVER



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	23 44








SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER  
SND - INTREPID


MODEM

SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM


SERIAL DEBUG INTERFACE




DEBUG POWER BUTTON




DEBUG JUMPERS




RIGHT FAN (GPU)



LEFT FAN (CPU)




THERM ISOLATION




FAN INTERFACE


KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




MAIN1




PLACE CLOSE TO CPU  
MAIN2



PLACE UNDERNEATH UPPER RAM  
ALTERNATE1



PLACE CLOSE TO BATTERY CHARGER/VCORE  
ALTERNATE2



FAN/MODEM/SOUND/SLEEP LED/DEBUG


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	COPIES
NONE	25	44









**FIREWIRE**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6459	REV.	A
SCALE	NONE	SHT	28	44	






# PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS  
RUNNING OR WHEN ASLEEP ON AC


STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (PULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	




## FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6459	REV.	A
	SCALE	NONE	SHT	29	44	



UNDERVOLTAGE RESET CIRCUIT




PMU KEYBOARD RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U33	

CPU\_VCORE\_HI\_OC/PMU\_AP should have a pullup for coming out of reset. MLB will have a pull-up to +3V\_MAIN or +3V\_SLEEP, which will act as our pullup since both are off during PMU reset.

(PMU\_AP)

44 CPU_VCORE_HI_OC	7 34
43 INT_RESET_L	9 13 30
42 MAIN_RESET_L	14 17 18 20 24 26 30 39
41 NC	
40 PMU_INT_NMI	14
39 PMU_EPM	30
38 INT_PU_RESET_L	13 25 30
37 PMU_CPU_HRESET_L	23
36 PMU_ACK_L	14
35 PMU_CLK	14
34 PMU_FROM_INT	14
33 PMU_TO_INT	14
32 PMU_REQ_L	14
31 PMU_LID_CLOSED_L	23 30
30 PMU_RESET_BUTTON_L	25 30
29 PMU_NMI_BUTTON_L	25 30
28 TPAD_RXD	23 30
27 TPAD_TXD	23 30
26 SYSTEM_CLK_EN	14
25 CPU_CLK_EN	8
24 PMU_CHARGE_V	31
23 PMU_CHRG_BATT_0	31
22 NC (CHARGE_1)	
21 NC	
20 PMU_SLEEP_LED_L	23
19 CPU_SMI_L	5
18 POWER_VALID	30
17 PMU_PME_L	14 26 30
16 INT_PEND_PROC_INT	14
15 PMU_NMI_L	30
9	
8	
5 PMU_BATT0_DET_L	30
4 PMU_BATT1_DET_L_PU	30
3 NC	
2 NC	
1 INT_PROC_SLEEP_REQ_L	14
100 PMU_POWERUP_OK	30
99 NC	
98 PMU_OOPS	30
95 THERM_L_OC	25
93 PMU_AC_IN	30
92 PMU_AC_DET_30	
91 NC	
90 PMU_I2C_CLK	30
89 PMU_I2C_DATA	30
88 PMU_SMB_CLK	30 31
87 PMU_SMB_DATA	30 31
P100_AN0	
P101_AN1	
P102_AN2	
P103_AN3	
P104_AN4_KI0	
P105_AN5_KI1	
P106_AN6_KI2	
P107_AN7_KI3	
P90_TB0IN_CLK3	
P91_TB1IN_SIN3	
P92_TB2IN_SOUT3	
P93_DA0_TB3IN	
P94_DA1_TB4IN	
P95_ANEX0_CLK4	
P96_ANEX1_SOUT4	
P97_ADRTRG_SIN4	
P80_TA4OUT_U	
P81_TA4IN_U	
P82_INT0	
P83_INT1	
P84_INT2	
P85_NMI	
P86_XCOUT	
P87_XCIN	
P70_TXD2_SDA_TA0OUT	
P71_RXD2_SCL_TA0IN_TB5IN	
P72_CLK2_TA1OUT_V	
P73_CTS2_RTS2_TA1IN_V	
P74_TA2OUT_W	
P75_TA2IN_W	
P76_TA3OUT	
P77_TA3IN	
P60_CTS0_RTS0	
P61_CLK0	
P62_RXD0	
P63_TXD0	
P64_CTS1_RTS1_CTS0_CLKS1	
P65_CLK1	
P66_RXD1	
P67_TXD1	
P57_RDY_CLKOUT	
P53_BCLK	
P54_HLDA	
P55_HOLD	
P56_ALE	
P51_WRH_BHE	
P52_RD	
P50_WRL_WR	
P07_D7	
P06_D6	
P05_D5	
P04_D4	
P03_D3	
P02_D2	
P01_D1	
P00_D0	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0041		Y6	ALT CRYSTAL SIZE
197S0604	197S0041		Y6	ALT FOR SIWARD



DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL

J18  
87438-0833  
M-RT-SM

DC INRUSH LIMITER

PLACE U23 NEXT TO R460

U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT

GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V

CHARGE THROTTLED BY LOW BATTERY VOLTAGE

OD OUTPUT LOW - WHEN AC GREATER THAN 18V

BATTERY CONNECTOR

CRITICAL

J25  
87438-0833  
M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN  
For 4.20V cells, VCTL = 0.245 REFIN


$$I_{CHG} = (0.2048 / R_{-62}) \times (V_{ICTL} / V_{REFIN})$$

SIZE D DRAWING NUMBER 051-6459 REV. A

SCALE NONE SHT 31 OF 44



APPLE COMPUTER INC.



12.8V PBus Supply

PMU Supply

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT		REV.
	NONE		32 44



# 3.3V/5V MAIN SUPPLY



5V START TO TURN ON ~12.5MS AFTER DCDC\_EN\_L  
3V START TO TURN ON ~25MS AFTER DCDC\_EN\_L  
DIODE WILL ENSURE DCDC\_EN\_L IS QUICKLY DISCHARGED DURING SHUT-DOWN  
POWERDOWN DELAY IS AROUND 4MS-15.6MS

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD  
220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

THERE'S NO 10UF INPUT CAP  
BECAUSE Q21 IS PLACED AT  
OUTPUT OF +3V\_MAIN SWITCHER

DCDC\_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

**+5V\_SLEEP LOADS**

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

**SLEEP LEVEL SHIFTER (3V -> 5V)**


- +3V\_SLEEP LOADS**
- 1) CPU PLL Config Control
  - 2) INTREPID - IIC AND PCI PULL-UPS
  - 3) MAP31 - 3V RAIL (IF USING D3COLD)
  - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
  - 5) LVDS DDC PULL-UPS
  - 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
  - 7) SOUND BOARD
  - 8) BOOT RANGER
  - 9) HARD DRIVE (IF USING 3V LOGIC)
  - 10) WIRELESS (IF POWERING OFF IN SLEEP)
  - 11) PMU - IIC Pull-ups
  - 12) PCI PULL-UPS

## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.175V -> 1.025V      1.30V -> 1.10V

+3V\_MAIN

U11  
PI3B3257  
A1 Q50P  
SEL  
GND

SEL = 0; Y1=A1  
SEL = 1; Y1=B1

Keep trace fat (40-100 mils) and short!!

CRITICAL C427 8.2UF  
CRITICAL C431 8.2UF  
CRITICAL C443 8.2UF  
CRITICAL C430 8.2UF  
CRITICAL C432 8.2UF  
CRITICAL C441 8.2UF  
CRITICAL C444 8.2UF  
CRITICAL C445 8.2UF

Q50 SI7860DP  
Q49 SI7860DP

Keep trace fat and short!!

Q54 IRF7832  
Q55 IRF7832  
Q53 IRF7832

CRITICAL R732 2.2  
CRITICAL C768 0.0047uF  
CRITICAL C764 0.0022uF

CRITICAL C728 220UF  
CRITICAL C734 220UF  
CRITICAL C733 220UF  
CRITICAL C732 220UF  
CRITICAL C885 220UF  
CRITICAL C731 220UF  
CRITICAL C730 220UF  
CRITICAL C729 220UF  
CRITICAL C884 220UF

CRITICAL L36 1.2UH-18.3A  
CRITICAL D25 B540C  
CRITICAL XW3

CRITICAL R331 0.001  
CRITICAL R315 2.05K  
CRITICAL R312 100

CRITICAL R315 2.05K  
CRITICAL R312 100

CRITICAL R315 2.05K  
CRITICAL R312 100

CRITICAL R315 2.05K  
CRITICAL R312 100

CRITICAL R315 2.05K  
CRITICAL R312 100

CRITICAL R315 2.05K  
CRITICAL R312 100

CRITICAL R315 2.05K  
CRITICAL R312 100

OUTPUT VOLTAGE

V <sub>DAC</sub>		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
When A/B\_ is low (slow): <=1K-ohm -> 0  
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V<sub>A</sub> = V<sub>B</sub>.

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.  
VREF = 2.0V, HENCE VOFFSET = 2.0V \* (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3013	1	RESISTOR	R321	?	1_30_VCORE
114S4993	1	RESISTOR	R321	?	1_32_VCORE

FMAX CONNECTOR

J5

M-ST-SM-52465-1217

1	VCORE_VID<0>
2	VCORE_VID<1>
3	VCORE_VID<2>
4	VCORE_VID<3>
5	VCORE_VID<4>
6	VCORE_VID<5>
7	VCORE_VID<6>

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	
NONE	34	44



[illegible]





8	7	6	5	4	3	2	1
POWER NET CONSTRAINTS							
D	MAIN/SLEEP	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
			+24V FBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
			+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
			+5V MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+5V SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+3V MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+3V SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
			+3V PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
			+2.5V MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
C	ADAPTER		+2.5V SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+1.8V MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	39
			+1.8V SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+1.5V MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+1.5V SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
			+1.5V LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
			+1.5V SLEEP VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	39
			+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	31 32
			+ADAPTER_SM	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	31
			+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	31
B	BATTERY CHARGER		+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31 39
			BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31 39
			1772_PCIN	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31
			1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31
			+BATT_14V FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31
			+BATT_24V FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31
			+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	31
			+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	31
			1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	31
			1772_DEOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	31
A	PMU		1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	31
			+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32
			+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32
			+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32 33
			+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32 33
			+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32
			+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	32
			+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	26 30
			+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24 33
			+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	24
B	MISC HD		+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	23 39
			+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	23 39
			+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22 39
			+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22
			+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22 39
			+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	22 39
			+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	22
			+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	22
			+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	22
			GPU_TV_GND1	VOLTAGE=0V	MIN_LINE		

# FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	
NONE	39 <sup>OF</sup> 44	

8	7	6	5	4	3	2	1
REVISION HISTORY							
REV 0.01 - 03/06/2003							
3/3	1) Initial check-in of Enterprise schematic after conversion to Concept 14.2						
3/10	2) added 8 new 10uF vcore caps						
	3) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs						
	4) added 8 more 0.1uF vcore bypass caps						
3/11	5) removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000)						
	6) updated firewire to phy to rev A prt number						
	7) changed cpu PLL config to 1083/833						
	8) changed reset to U56 (clock slewing chip) to MAIN_RESET_L						
	9) changed C550 to 138S0536 to limit AVL						
	10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing						
	11) changed stuffing to set Vcore offset to 0mV by default						
	12) changed comments to eliminate references to L3 in power supply section						
3/18	13) changed stuffing options for GPU PCI ID to 0x319						
	14) changed R164 (DAC1RSET) to 107 ohm pulldown						
	15) added 10K pulldown to U43 pin A21						
	16) changed fan controller to ADT7460						
3/19	17) added pads for 0.1uF cap from +Adapter to digital gnd for EMC						
	18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC						
	19) corrected path to correct for last checkin						
	20) removed BOM table for MAP31						
	21) REMOVED ALL RELATIVE_PROPAGATION_DELAY AND PROPAGATION_DELAY PROPERTIES TO PREPARE FOR CONSTRAINT BACK ANNOTATION						
	22) changed CHGND on R616 to CHGND1						
	23) ***BOARD RENUMBERED***						
3/28	integrated M10 pages from Q16 schematic and renumbered them						
4/10	25) updated physical constraints for M10 power nets						
	26) added DP7 for M10 power sequencing						
	27) added RP27,RP28,RP32, and RP57 for TMDS series termination						
	28) update PLL CFG high 0010 1.25Ghz						
	low 1011 833MHz						
	29) update sscg/nosscg stuffing option on intrepid boot straps						
	30) removed D31 between +Batt and 24V_Pbus						
	31) add Vcore DAC resistors (R288,R289,R290,R292) for no mux case						
	32) change intrepid PLL LDO stuffing back to 1.8V main						
	33) change C640 and C646 to 0.01uF (Apple # 132S1047) for FW check config						
	34) change I2C pullups (R29 and R102) to 1K						
	35) changed bootrom part number to 341S1255						
4/18	36) changed C756 to 128S0025 (Sanyo only 6.3V 330uF)						
	37) add pads for 90 ohm chokes to FWB path close to connector (route through the pads)						
	38) changed Vcore inductor (L36) to molded core part (152S0125)						
	39) changed Pbus inductor (L37) to molded core part (152S0126)						
	40) added seperate 1.8V_GPU_TPVDL filter and LDO (U54)						
4/21	41) replace discrete LCL with single chip LCL filters (155S0154) for VGA (L ,L , and L )						
	42) add 165 ohm chokes on TMDS data pairs at connector (L ,L , and L )						
	43) move BSL to bottom side						
	44) move CPU thermal sensor (Q39) to input 1 on fan controller and power supply sensor (Q66) to input 2						
	45) added trace from Vcore to fan controller ADC input						
	46) added FET inverters (Q78) to PWM outputs of fan controller (U3) to prevent spinup at boot						
	47) added FET (Q79) for +3V_Sleep for M10 power sequencing						
4/27	48) changed TMDS data chokes to 90 ohm (155S0128)						
	49) changed C762 and C766 to 4.7uF 1206 caps						
	50) changed TMDS data chokes to 90 ohms (155S0128)						
	51) changed C762 and C766 to 4.7uF 1206						
	52) changed Q51 to SI7860DP (376S0119)						
	53) changed Q48 to SI7892DP (376S0120)						
	54) changed D24 to B340LB (371S0132)						
	55) changed L30 to 2.2uH Tokin inductor (152S0139)						
	56) added Q58, R307, and C515 for GPU Vcore control inverter						
	57) changed R416 to 2.2ohms						
	58) changed R364 to 102K						
	59) added 0.1uF 50V C883 to RS- of Max4172 (NO stuff)						
	60) changed D18 to 1N914						
	61) changed L38 and L41 to 4.7uH (152S0137)						
	62) added Q81, R308, R309, and R310 for power sequencing (no stuff)						
	63) changed Q49 and Q50 to SI7860DP (376S0119)						
	64) changed L36 to 1.2uH 18.3A (152S0125)						
	65) added R331 1mohm sense resistor to CPU Vcore						
	66) added C885 and C884 , 1000uF CPU Vcore outpur caps						
	67) added Q82, R607, R455, R417, and C886 for 1.5V sleep sequencing						
	68) added Q83 and 100K R608 for 1.8V sequencing						
	69) added 15.4K R616 and 10K R672 for 2.5V switcher feedback divider						
	70) changed pinout of sound connector for sousaphone						
	71) removed Q44 (5V sound sleep fet)						
	72) changed Q31 to invert headphone Mute to sousaphone						
4/28	73) changed CPU_VCORE_SLEEP location back to across bypass caps to correct after adding reference resistor						
	74) changed D5 to schottky diode (MBR0540)						
	75) fixed unnamed net (LTC3411_SHDN_SEQ)						
	76) changed drain/source polarity of Q76 (FET from +BATT to Pbus)						
4/28	77) moved XW15 to connect to CPU_VCORE_SLEEP_UP (before positioning resistor)						
	78) changed Fan control nets to FanL and FanR from FanL and Fan2						
	79) SWAPPED CONNECTIONS SO THAT OUTPUT 1 FROM FAN CONTROLLER CONNECTS TO LEFT FAN (CPU) AND FAN 2 CONNECTS TO THE RIGHT FAN (GPU)						
	80) updated power constraints with new fan net names						
4/28	81) change Q58 on pg19 to Q80 to consolidate parts						
	82) CHANGED U55 TO MM1571J FOR COST SAVINGS						
	83) changed L72,L73,L74 to 90 ohm ferrites						
	84) added 10K pullup to +5V_MAIN to SND_HP_MUTE						
	85) repinout Sousaphone connector						
	86) remove redundant pullups on FanL_TACH and FanR_TACH						
	87) added TP to all NC on NEC USB2 part for NAND tree testing						
	88) added NEC_USB bomoption to 0 ohm resistor on NEC_AVSS_F						
4/30	89) repinout Sousaphone connector (J12)						
	90) no stuff R322 to eliminate 3V_sleep pump up						
	91) updated various text notes with correct reference designators						
5/1	92) change L30 to 152S0139 (Tokin CPI-1050-2R2) 11A						
	93) remove FanR_TACH functional test point						
	94) add CHGND4 and SLEEP_LED functional test points						
	95) swap INT_AUDIO_TO_SND and SND_TO_AUDIO on Sousaphone connector (J12)						
	*** rev 01 released for EVT ***						
5/6	96) remove NO STUFF on R477 (set 5V and 3.3V switcher in pulse skipping mode)						
	97) change R337 to 470K and remove No Stuff and no stuff R336 to change Vcore DAC to 1.35V/1.15V						
	98) change R321 to 499ohm to set 5mV Vcore offset						
	99) change L72,L73,L74 to 155S0165 (D part for EVT only)						
	*** rev 02 released for EVT ***						
5/7	100) no stuff Q79 to disable 3V_SLEEP sequencing to work around wake from sleep bug with M10						
	101) added BOM table to define correct part number for M10 without heatspreader (338S0133)						
	*** rev 03 released for EVT ***						
5/22	102) fixed NO STUFF BOM option for R291						
	103) add NO STUFF to R223 to correct startup level of GPU_VCORE_CNTL						
	104) add NO STUFF to R300 to complete 3V sequencing on wake from sleep fix						
	105) changed R376 to 158K and R321 to 2.74K to set CPU_VCORE offset to 35mV						
	*** rev 04 released for EVT ***						
5/19/03	106) changed both AGP_NV_INT_L and AGP_ATI_INT_L to AGP_INT_L						
	107) removed redundant 3V_GPU pullup R687 (Intrepid side AGP_INT_L pullup)						
	108) added R699,R701,R707,R708 as 10k pulldowns to Intrepid USB ports A and C when NEC_USB is stuffed						
	109) changed SND_HP_MUTE_INV gate/inversion FETS to pullup to +3V_MAIN						
	110) added R711 as pullup to +3V_GPU on AUXWIN signal from M10 (U44)						
	111) added R698 as 0 ohm jumper between FW_PHY_PD and Intrepid						
	112) added U56, U57, R718,R714 for VGA Haync and VGA Vsync buffering						
	113) changed L72,L73,L74 to 155S0164 (new high speed part)						
	114) added NO STUFF BOM option to R223 to correct for sense of GPU_VCORE_CNTL						
	115) added NO STUFF BOM option to R300 to avoid sleep wake problem						
6/3/03	116) Intgrated new 1.8V switcher (LTC3412)(U58)(353S0650) and inductor (L75- 152S0142)						
	117) changed 2.5V_SLEEP_FET (U48) and 1.8V_SLEEP_FET (U6) to higher current part (SI6467BDQ - 376S0161)						
	118) added 10K pulldown (R720) on FW_PHY_PD_INT for when R698 is removed						
	119) changed R728 and R729 to 1210 0ohm resistors to support switching the entire memory bus between 1.8V and 2.5V						
	120) added R721 as jumper between +2.5V_SLEEP and +2.5V_GPU						
6/4/03	121) NO STUFF R631 to remove MAIN_RESET_L from clock slewing chip						
	122) changed FWB connector to new part with extra ground tabs (514S0059)						
6/5/03	123) changed I2C 0 and 1 pullups (RP12) to 2.2K to improve rise/fall times (sensor check config errors)						
	124) added CRITICAL flag to new 1.8V switcher (U58), inductor (L75), 1.8V sleep FET (U6), and 2.5V sleep FET (48)						
	125) removed gnd caps (C651 and C647) on I2S clock at sound connector (J12)						
	126) added LC filter on SND_SYNC for EMI (L77 and C895)						
	127) added LC filter on SND_CLKOUT for EMI (80 and C899)						
	128) added LC filter on INT_AUDIO_TO_SND for EMI (L81 and C896)						
	129) added LC filter on SND_TO_AUDIO for EMI (L80 and C897)						
	130) added LC filter on SND_AMP_MUTE for EMI (L76 and C898)						
	131) added LC filter on SND_HW_RESET_L for EMI (L78 and C900)						
	132) added LC filter on SND_SCLK for EMI (L79 and C901)						
	133) added C902 and R804 to prevent latch-up condition in GPU Vcore circuit when using powermiser						
	134) removed 22k Vcore positioning resistor						
	135) changed C728,C729,C730,C731,C732,C733,C734,C884,C885 to 220uF Rubycon caps (128S0024)						
	136) add Vcore offset change circuit to modify offset in low (Q86,R805,R806,R807,R808,R809)						
	137) changed Q83 into dual (2N7002DW) and added R810 to invert 3V_5V_ON before switching RUN/SS						
6/6/03	138) rotated J26 (FW B connector)						
	139) changed D29 to B340B (3A part - 371S0159)						
6/9/03	140) modified Vcore offset select circuit with Takashi's changes - changed Gnd reference to VCORE_GND_SNS						
	141) added double inverter to buffer THERM_L_OC (added Q87,R811,R812)						
	142) removed redundant pullup on THERM_L_OC (R780)						
6/9/03	143) added cap on gate of the second FET in Q87 for possible turn on delay (C903)						
	144) changed inner shield of FWB connector J26 to connect to chassis gnd						
	145) changed R336 and R325 to 0 ohm to set Vcore VID to 1.3V/1.15V						
	146) changed R321 to 2.49K to set Vcore offset to +25mV						
	147) added 10 ohm resistor (R814) and luF cap (C904) to filter power to ADT7460 (Gary Leo)						
6/10/03	148) changed R612 to 10K to prevent UIIDE DMACK from floating						
	149) changed C80,C88,C81,C89,C82,C102,C79,C87 to NO STUFF (TMDS common-mode termination)						
	150) changed R205,R218,R211,R219,R210,R220,R204,R214 to 162 ohm 1% (TMDS common-mode termination)						
	151) changed RP27,RP32,RP28,RP57 to 10ohm (TMDS series termination)						
	*** released for EVT2 6/10/03 ***						
6/13/03	152) fixed NO STUFF on R291						
	153) removed NO STUFF from C80,C88,C81,C89,C82,C102,C79,C87 (TMDS common-mode termination)						
	154) removed NO STUFF from R638 (pullup on slewing chip FSEL)						
	155) removed NO STUFF from C903 (cap on input to second part of THERM_OC_L buffer)						
	156) CHANGED R321 TO 1K FOR VCORE OFFSET OF 12MV (VCORE = 1.30V -30MV/+100MV)						
	*** released for EVT2 6/13/03 ***						
6/18/03	157) changed R228 to pullup to 1.8V for DVO interface compatibility						
	158) added R234 and INT_TMDS option to maintain internal TMDS capability						
	159) changed L30 to 3 pin symbol						
	160) added U5 to use as external TMDS transmitter (DVI)						
	161) added R41 to create +3V_GPU_SI power for SILL162 (U5)						
	162) added L14, C130, C132, and C165 for 3V AVCC filtering for SILL162 (U5)						
	163) added L13, C14, C129, C131, C133 for 3V PVCC filtering for SILL162 (U5)						
	164) added L15, C255, C233, C218 for 3V Vcc filtering for SILL162 (U5)						
	165) added R235 and R237 as options for MAIN_RESET_L to U5						
	166) added R231, R232, and C284 for Vref for U5						
	167) added R66, R99, R202, R212, R222, R224, R88, R110, R223 as straps for U5						
	168) added RP58, RP59, RP60, RP61 for series termination of SILL162 TMDS output						
	169) added L16, C304, C327, C647 for filtering GPU VDDR4						
	170) added R255 and R251 to strap GPU_DVODMODE correctly for 1.8V DVO						
	171) added R268 to connect L16 to +3V_GPU_FLT when not using SILL162						
	172) added C681, C668, C678, C651 to filter the thermal sensor diff pairs						
6/19/03	173) changed GPU_MEM_IO to +GPU_MEM to connect ATI Vref to correct memory voltage						
	174) swapped TMDS CLKN and CLKP on RP57 and RP58 for layout						
	175) swapped DN<0> and DP<0> on RP27 for layout						
	176) corrected un-named nets in TMDS common-mode filters						
	177) added physical constraints for new Silicon Image power rails						
	178) CHANGED C728,C731,C734,C733,C730,C732,C729,C885,C885 TO 128S0022 (124S0024 WILL BE DELETED AS A DUPLICATE IN THE LIBRARY)						
6/23/03	179) NO STUFF'ed C895,C899,C896,C897,C898,C900, and C901 to fix no sound problem						
	180) changed C890 to 100pF for improved transient response (Takashi)						
	181) Removed bypass traces on FWB chokes and stuffed L70 and L71						
	182) CHANGED R491 TO 52.3K 1%, R475 TO 127K 1%, AND R476 TO 4.7M 5% IN A29 ADAPTER DETECT CIRCUIT DIVIDERS TO REDUCE SHUTDOWN CURRENT						
	183) added R331 as CPU Vcore sense resistor (1 mohm 1% 2512)						
	184) No STUFF'ed C651 and C678						
	185) added C688,C690,C846,C905 for thermal pair filtering at fan controller						
	186) added C906 to prevent shoot-thru on Q64 (currently NO STUFF'ed)						
	187) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed)						
	188) changed R517 to 100K						
	189) changed GND reference for input side of Q86 to digital GND (the other FET in Q856 remains on VCORE_GNDSNS)						
6/24/03	190) added C908 to prevent gate shoot-thru on Q56						
	191) added R779 to power TMDS PLL from LVDS Filter when using external TMDS transmitter						
	192) changed R325 to 470K to set the low Vcore to 1.10V						
	193) stuffed Vcore offset switch (R807,R805,R809,Q86)						
	194) changed R809 to 1.5K 1% to set low Vcore offset to 10mV						
	195) changed R321 to 3.01K 1% to set high Vcore offset to 30mV						
6/25/03	196) rotated L70 and L71 for layout (PCB symbol problem)						
	197) changed Q53,C614,Q64 to IRF7832 (376S0148) for better thermal performance						
	198) NO STUFF'ed C908 (Q56 gate shoot-thru cap)						
	*** released for DVT 6/26/03 ***						
7/2/03	199) CHANGED J9 (CARDBUS) TO 516S0141 (NEW PIN PLATING SPEC)						
	200) CHANGED J20 (AIRPORT) TO 516S0142 (NEW PIN PLATING SPEC)						
	201) CHANGED J10 (OPTICAL DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)						
	202) CHANGED J13 (HARD DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)						
	203) CHANGED J12 (SOUND) TO 516S0144 (NEW PIN PLATING SPEC)						
	204) CHANGED J8 (MODEM) TO 516S0143 (NEW PIN PLATING SPEC)						
	205) ADDED BOM TABLE TO PUT 0 OHM 402 ON L77,L80,L81,L82,L76,L78,L79						
7/9/03	207) CORRECTED C889 TO CONNECT TO INPUT (PIN 1) OF U55						
	208) REMOVED POWER JUMPERS XW25,XW17,XW16,XW10,XW14,XW18						
	209) CHANGED 197S0035 TO PRIMARY AND 197S0004 AS ALTERNATE FOR Y1 (INTREPID)						
	210) CHANGED 197S0037 TO PRIMARY AND 197S0603 AS ALTERNATE FOR Y3 (ETHERNET)						
	211) CHANGED 197S0038 TO PRIMARY AND 197S0608 AS ALTERNATE FOR Y5 (NEC USB2)						
	212) CHANGED 197S0040 TO PRIMARY AND 197S0008 AS ALTERNATE FOR Y4 (LMU)						
	213) CHANGED 197S0041 TO PRIMARY AND 197S0604 AS ALTERNATE FOR Y6 (PMU)						
7/22/03	214) ADDED 1_32V_VCORE AND 1_30V_VCORE BOM OPTIONS FOR 2 DIFFERENT CPU VCORE SPECS						
	215) UPDATED CAP MATERIAL TYPES						
	216) CHANGED FROM 715 PIN TO 667 PIN SYMBOL FOR U44 (M10)						
7/28/03	217) CHANGED TMDS TERMINATION FROM 2X 162 TO 2X 49.9 OHMS PER PAIR						
	218) CHANGED 126S0036 FROM ALT TO PRIMARY, REPLACING 126S0035 FOR CPU VCORE INPUT CAPS						
	*** RELEASED FOR PRODUCTION 7/28/03 ***						
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
D 051-6459 A							
SCALE NONE SHT 40 OF 44							



[illegible]





8			7			6			5			4			3			2			1		
D	R371 RES	27	R539 RES	33	R716 RES	25	U2	SM74AUC1008	23														
	R372 RES	27	R540 RES	26	R717 RES	25	U3	AD77460	25														
	R373 RES	17	R541 RES	32	R718 RES	22	U4	SM74AUC1008	23														
	R374 RES	31	R542 RES	31	R719 RES	25	U5	EL11162	40														
	R375 RES	31	R543 RES	31	R720 RES	14	U7	VREG_L1T1962	14														
	R376 RES	34	R544 RES	30	R721 RES	21	U9	CB7V4020	10														
	R377 RES	33	R545 RES	26	R722 RES	25	U10	CB7V4020	10														
	R378 RES	33	R546 RES	28	R723 RES	25	U11	P13B1257	34														
	R379 RES	32	R547 RES	28	R724 RES	22	U12	CB7V4020	10														
	R380 RES	27	R548 RES	31	R725 RES	25	U13	CB7V4020	10														
C	R381 RES	27	R549 RES	31	R726 RES	25	U14	LTC3405	27														
	R382 RES	27	R550 RES	23	R727 RES	35	U15	COMPARATOR_LMC7211	31														
	R383 RES	31	R551 RES	26	R728 RES	21	U16	LTC1778	19														
	R384 RES	34	R552 RES	23	R729 RES	21	U17	FE9P_1M08	9														
	R385 RES	34	R553 RES	25	R730 RES	24	U18	LTC1625	32														
	R386 RES	9	R554 RES	26	R731 RES	33	U19	PMB_CNTRL_V0502211	17														
	R387 RES	9	R555 RES	28	R732 RES	34	U20	MAX1717	34														
	R388 RES	19	R556 RES	28	R733 RES	27	U21	COMPARATOR_LMC7211	32														
	R389 RES	19	R557 RES	28	R734 RES	31	U22	MAX1715	35														
	R390 RES	19	R558 RES	31	R735 RES	27	U23	AMP_MAX4172	31														
B	R391 RES	22	R559 RES	31	R736 RES	29	U24	7432	22														
	R392 RES	32	R560 RES	31	R737 RES	29	U25	VREG_LP2951	32														
	R393 RES	27	R561 RES	31	R738 RES	31	U26	PCI15100GU	17														
	R394 RES	31	R562 RES	30	R739 RES	31	U27	COMPARATOR_LMC7211	30														
	R395 RES	31	R563 RES	28	R740 RES	28	U28	LTC3707	33														
	R396 RES	31	R564 RES	28	R741 RES	29	U29	TSBR18A3A	28														
	R397 RES	34	R565 RES	31	R742 RES	31	U30	VREG_LP2951	32														
	R398 RES	34	R566 RES	31	R743 RES	29	U31	MAX1772	31														
	R399 RES	15	R567 RES	31	R744 RES	31	U32	EEPROM_16KX8_M24128B	23														
	R400 RES	22	R568 RES	23	R745 RES	24	U33	MAX682	30														
A	R401 RES	32	R569 RES	30	R746 RES	31	U34	VREG_LMC594	28														
	R402 RES	32	R570 RES	31	R747 RES	31	U35	MAX1916	23														
	R403 RES	27	R571 RES	31	R748 RES	31	U36	LTC1761	28														
	R404 RES	27	R572 RES	30	R749 RES	31	U37	VREG_L1T1962	28														
	R405 RES	25	R573 RES	30	R750 RES	17	U38	COMPARATOR_LMC7211	31														
	R406 RES	27	R574 RES	28	R751 RES	29	U39	UPD7501L_P80A	24														
	R407 RES	34	R575 RES	28	R752 RES	29	U40	OPAMP_MAX4236RUTT	23														
	R408 RES	34	R576 RES	28	R753 RES	17	U42	CLK_GEN_CV38512	14														
	R409 RES	9	R577 RES	28	R754 RES	31	U43	APOLLO_HOCT445_360	5														
	R410 RES	19	R578 RES	31	R755 RES	31	U44	RAGE_MULTV_M10_CSP64_667	18														
	R411 RES	24	R579 RES	31	R756 RES	17	U45	INTREPID	8														
	R412 RES	32	R580 RES	31	R757 RES	17	U46	COMPARATOR_LMC7211	31														
	R413 RES	27	R581 RES	23	R758 RES	28	U47	CLK_GEN_CV25811	18														
	R414 RES	31	R582 RES	23	R759 RES	28	U49	TRANSDUCER_H8E1111	27														
	R415 RES	34	R583 RES	30	R760 RES	28	U50	OPAMP_LMC7111	31														
	R416 RES	19	R584 RES	30	R761 RES	28	U51	MAX6804	30														
	R417 RES	35	R585 RES	30	R762 RES	17	U52	FE9P_25KX8_ST72264_BGA	23														
	R418 RES	35	R586 RES	26	R763 RES	31	U54	VREG_LMC5717J	21														
	R419 RES	35	R587 RES	23	R764 RES	17	U55	VREG_LMC5717J	21														
	R420 RES	35	R588 RES	31	R765 RES	30	U56	741032	22														
	R421 RES	35	R589 RES	33	R766 RES	17	U57	741032	22														
	R422 RES	35	R590 RES	26	R767 RES	17	U58	LTC3412	35														
	R423 RES	35	R591 RES	26	R768 RES	30	X01	SHORT	35														
	R424 RES	35	R592																				